


FIG. 2

PRIOR ART











FIG. 3





F/G. 4





PHASE-3
558
FIG. 5



PHASE-2
556




PHASE-1
554



PHASE-0
552

FIG. 6






FIG. 7A




FIG. 7B

FIG. 8





FIG. 9






FIG. 10

FIG. 11




FIG. 12




FIG. 13






FIG. 14




FIG. 15




FIG. 16





FIG. 17






FIG. 19




FIG. 20




FIG. 21




FIG. 22

PRIOR ART

FIG. 23




FIG. 24




FIG. 25

PHASE-1 554

2500




FIG. 26

PHASE-1 554

2600






FIG. 27



Absolute time
2812

Cyclic time $\tau=0$ 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
 $t=0$ 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7




Switch module

2820

2840

FIG. 28

FIG. 29



Cyclical receiving time

	0	1	2	3	4	5	6	7
0	x	x	5	3	1	7	5	3
1	x	x	x	x	x	x	x	x
2	x	5	3	1	7	5	3	x
3	x	4	2	8	6	4	x	8
4	x	3	1	7	5	x	1	7
5	x	2	8	6	x	2	8	6
6	x	1	7	x	3	1	7	5
7	x	8	x	4	2	8	6	4

Cyclical receiving time

	0	1	2	3	4	5	6	7
0	x	x	5	3	1	6	4	2
1	x	x	x	x	x	x	x	x
2	x	5	3	1	6	4	2	x
3	x	4	2	7	5	3	x	7
4	x	3	1	6	4	x	1	6
5	x	2	7	5	x	2	7	5
6	x	1	6	x	3	1	6	4
7	x	7	x	4	2	7	5	3

Sending Switch Module

3010

3014

3020

3024

Transit Delay (time slots)

Transit Delay (time slots)

FIG. 30




FIG. 31




FIG. 32





FIG. 33



Switching delay = 3 time slots

3350

F/G. 34

3328

II




FIG. 35

FIG. 36





FIG. 37






FIG. 38




FIG. 40




FIG. 41B





FIG. 41A






FIG. 42




FIG. 43




FIG. 44




FIG. 45




FIG. 46

FIG. 47




FIG. 48




FIG. 49






FIG. 50





ROTATION PHASE $t = 0$ ($T=8$)




FIG. 52A

ROTATION PHASE $t = 6$ ($T=8$)










FIG. 52B

ROTATION PHASE $t = 0$ ($\tau=7$)



F/G. 53A

ROTATION PHASE $t = 6$ ($\tau=7$)



F/G. 53B






FIG. 54






FIG. 56

5550

Switching delay = 3 time slots

5528




FIG. 57




FIG. 58

Switching delay = 7 time slots





FIG. 59






FIG. 61




FIG. 62

FIG. 63




FIG. 64




FIG. 65







FIG. 66





DIRECT PATHS

		To switch module									
		0	1	2	3	4	5	6	7		
		6800	6823	6824							
x		0	0	0	0	0	1	1	0	0	1
1	0	x	0	0	0	0	0	0	0	0	0
2	0	0	1	1	x	0	1	0	0	1	1
3	0	0	0	0	0	x	0	1	0	0	0
4	0	0	0	0	1	1	0	1	0	0	0
5	0	0	1	1	0	1	x	1	0	0	0
6	0	0	1	1	1	1	0	0	0	x	1
7	0	0	1	0	0	1	1	0	1	0	x

From switch module

FIG. 68




FIG. 69

DIRECT PATHS

		To switch module							
		0	1	2	3	4	5	6	7
		7023	7024	7024	7024	7024	7024	7024	7024
	x	000 000	000 000	000 000	000 000	010 110	000 000	000 000	010 010
1	110 000	x	000 000	000 000	000 000	000 000	000 000	000 000	000 000
2	000 000	010 110	x	000 101	000 000	110 000	110 010	010 110	
3	000 000	000 000	000 000	x	000 101	000 000	000 000	000 000	000 000
4	000 000	000 000	010 110	000 110	x	000 101	000 000	000 000	000 000
5	000 000	010 110	(110) 000	000 000	000 000	x	010 000	000 000	000 000
6	000 000	110 001	010 110	000 000	000 000	000 000	000 000	x	010 110
7	000 000	001 000	000 110	110 110	000 001	010 000	000 010	x	

From switch module

FIG. 70





FIG. 71






FIG. 73





FIG. 74




FIG. 75





FIG. 76






FIG. 78




FIG. 79

